A new interconnection network is proposed for the construction of a massively parallel computer system. The systematic construction of this interconnection network, denoted RCC-FULL, is performed by methodically connecting together a number of basic atoms where a basic atom is a set of fully interconnected nodes. Key communication characteristics are derived and evaluated for RCC-FULL and efficient routing algorithms, which need only local information to route messages between any two nodes, are also derived. An O(log (N)) sorting algorithm is shown for RCC-FULL and RCC-FULL is shown to emulate deterministically the CRCW PRAM model, with only O(log (N)) degradation in time performance. Finally, the hardware cost for the RCC-FULL is estimated as a function of its pin requirements and compared to that of the binary hypercube and most instances of RCC-FULL have substantially lower cost. Hence, RCC-FULL appears to be a particularly effective network for PRAM emulation, and might be considered as a universal network for future supercomputing systems.
INTRODUCTION
The theoretical RAM model closely matches real serial machines in that the observed performance of an algorithm on a serial machine can be expected to closely match the theoretical analysis. The parallel model that corresponds to the RAM is the parallel random access machine (PRAM) [4, 6, 11] . A PRAM is an idealized parallel machine which consists of a set of processors all of which have unit-time access to a shared memory. In every step of the PRAM, each of its processors may execute a private RAM instruction. In particular, the processors may all simultaneously access (read from or write into) the common memory. Various types of PRAMs have been defined, differing in the conventions used to deal with read/write conflicts, i.e., attempts by several processors to access the same variable in the same step. In the most restrictive model, exclusive read-exclusive write or EREW PRAMs, no variable may be accessed by more than one processor in a given step. In contrast, CRCW (concurrent read-concurrent write) PRAMs allow simultaneous reading as well as simultaneous writing of each variable, with some rule defining how to handle simultaneous writing of distinct variables to the same location.
From a programmer's perspective, it would be ideal to develop parallel algorithms for the PRAM. PRAMs are very convenient for expressing parallel algorithms since one may concentrate on decomposing the problem at hand, without having to worry about the communication between the tasks. For this reason there are many parallel algorithms written for the PRAM [2, 3, 11, 16, 18] . Unfortunately, the PRAM is not a very realistic model of parallel computation when the number of processors grows large. Present and foreseeable technology does not seem to make it possible to implement this model with more than a small number of processors. This has led many researchers to consider the emulation of the idealized parallel machine, the PRAM, on more realistic parallel machines using interconnection networks such as the hypercube, the mesh, and the mesh-of-trees [6, 20, 24, 32] .
However, to the best of our knowledge, no practical interconnection network has been proposed to interconnect the processors of a parallel machine that can emulate deterministically any of the PRAM models of the same size in better than polylogarithmic degradation in time performance. We should mention here that there are some researchers who were able to show that certain networks are capable of emulating the PRAM in better than polylogarithmic degradation in time performance with high probability unlike our deterministic methods in this paper [21] . Further, there has been some research conducted that shows that the PRAM can be emulated on, for example, the reconfigurable mesh in constant time [27] . However, in this case and many other related cases the size of the emulating machine is substantially bigger than that of the emulated machine (PRAM) which reduces its practicality. Thus, in this paper, we investigate a class of modular networks, RCC-FULL, which is constructed incrementally by compounding certain primitive graphs together, and we find that this class is able to emulate PRAM models with better than polylogarithmic degradation in time performance. This also means that the RCC-FULL can emulate any interconnection network of the same size with better than polylogarithmic degradation in time performance. This paper is organized as follows. In Section 2 we define the RCC-FULL interconnection network, we present some of its properties and key communication characteristics, and we present efficient routing strategies for the RCC-FULL. In Section 3 we demonstrate the efficient emulation of the PRAM models on the RCC-FULL. Finally, in Section 4 we analyze the hardware cost of the RCC-FULL and compare it to that of the binary hypercube as a function of their pin requirements.
RCC-FULL INTERCONNECTION NETWORK
In this section we present a systematic way of constructing the RCC-FULL class of interconnection networks, and we analyze some of its properties and communication characteristics. Then we present simple routing algorithms for the RCC-FULL, which need only local information to route messages between any two nodes in the network.
Construction
The proposed interconnection network, RCC-FULL, is a recursively compounded graph constructed incrementally by systematically connecting together a number of basic atoms. A basic atom is a set of fully interconnected nodes. An RCC-FULL is characterized by two parameters, (N A ; L), where N A is the number of nodes in the basic atom and L is its level of recursion. An (N A ; 0) RCC-FULL is a fully interconnected network with N A nodes, this is simply a single atom. An (N A , 1) RCC-FULL is constructed by fully interconnecting N A basic atoms creating a fully interconnected graph of basic atoms. Each node in an (N A ; 1) RCC-FULL is specified by an n-bit binary number where n = 2 log(N A ) and for convenience in exposition we assume N A is a power of 2. 3 The most significant log(N A ) bits identify the atom that this node belongs to, and the least significant log(N A ) bits are used to distinguish among nodes within the same atom. The links between these basic atoms are formed by connecting PE (processing element) ij to PE ji for all i and j, with i 6 = j, where i and j are binary numbers of log(N A ) bits each. 4 This is similar to the construction scheme in [13, 14] . These interatom links will be referred to as level 1 transpose links. (N A ; L 0 1) RCC-FULLs, referred to as level L transpose links, are formed by connecting PE ij to PE ji for all i and j, with i 6 = j, where i and j are binary numbers of length (1/ 2)log(N ) bits each. Figure 1 illustrates the construction of a (4, 2) RCC-FULL.
Network Properties
The number of nodes, N (N A ; L), of an (N A ; L) RCC- The diameter of an (N A ; L) RCC-FULL, defined as the maximum number of links that must be traversed through the shortest path between any two nodes, is denoted D(N A ; L). Fig. 1 ). However, if we perform a parallel exchange operation of data in the PEs that are connected by a level L transpose link, this transposes the whole network and with this transpose operation all the columns become effectively fully connected also. This is a very useful property of RCC-FULL since the PEs of the columns are not directly interconnected; thus if we have to perform operations between the PEs within the columns, we transpose the whole network and all the columns' PEs would be able to utilize the same connection structure as the PEs within the rows of the network. Such a transpose characteristic makes writing algorithms for the RCC-FULL quite easy as it hides the asymmetry of the network.
Network Communication Measures
The capacity of an interconnection network to deliver a high volume of messages per unit time is another key performance measure. This factor is often used to establish lower bounds on the performance of parallel algorithms and in VLSI implementations. Algorithms, like sorting and general divide-and-conquer approaches, usually need to transfer large quantities of data from one region of the network to the other. There are many interconnection networks that have communication diameter O(log(N )), but this small diameter does not guarantee logarithmic, or even polylogarithmic time complexity for algorithms that need a high transfer of data between different regions of the network. There is no one definition for measuring message capacity. We have chosen three distinct measures to consider: bisection bandwidth, message traffic density, and queuing delay.
Bisection Bandwidth
The bisection bandwidth, BB, of an interconnection network is the minimum number of links cut when a network is partitioned into two equal halves over all partitions. This measure gives lower bounds for certain parallel algorithms where large numbers of messages must be sent between two halves of the network during algorithm execution. When a fully connected network of size M is partitioned into two equal halves, the minimum number of links cut is equal to M 2 =4. Thus, if in forming the partition we do not dichotomize any of the N 1=2 RCC-FULL, the number of links cut when it is partitioned into two equal halves is >N=4 since the N 1=2 columns are fully connected (e.g., see Fig. 1 ) and links will also be cut across the rows. Thus, for an (N A ; L) RCC-FULL of size N , BB = N=4, if we do not dichotomize any of the N 1=2 rows or dichotomize any of the N 1=2 columns. If we allow the dichotomization of the rows and columns of an (N A ; L) RCC-FULL in the same partition, it is not straightforward to find the exact number of links cut when it is partitioned into two equal halves. However, the number of links cut in that case will be higher than N=4. This leads to the following corollary. The bisection bandwidth of a hypercube of size N is N=2 [13] . Hence, the bisection bandwidth of an (N A ; L) RCC-FULL is close to that of the hypercube for any value of L. Further, the bisection bandwidth of the RCC-FULL grows linearly as a function of N .
Message Traffic Density
The message traffic density gives an estimate on the average number of messages passing through a bidirectional link of the network, when every node of the network communicates with every other node in the network 5 [5, 10, 15] 
The average message distance in a network is the summation of distances between all possible pairs of nodes divided by the number of nodes in the network, where we allow a source and a destination node to be the same. The average message distance can be a better indicator of the communication efficiency of the network than its diameter. Now, let us determine the average distance of an (N A ; L) RCC-FULL, D L , under uniform probability. That is, the probability of a source node communicating with any destination node is the same. This is the most general form of finding average distance. If we assume that there is a locality, or sphere of communication [9] , this will only favor the RCC-FULL since it is strongly connected locally through the topology of its basic atoms. We let s be the source node, d the destination node, and P rob(event) the probability that an event occurs. Then, by examining the topology of the RCC-FULL, we find: 
The value of f(s; d) depends on the location of s and d, as developed in the following. Let s and d belong to distinct rows, r s and r d respectively, as illustrated in Fig. 2 . Let p 1 (belonging to r s ) and p 2 (belonging to r d ) be the nodes connected by the transpose link connecting r s and r d . Then we can have the following four cases: 5 Some authors define the message traffic density by (Average Message Distance) (Number of Nodes) (Number of Nodes − 1)/(Number of Links). Our definition of message traffic density is given by Eq. (4) and is based on the definition given by [5, 10, 15 
The above probabilities are used to determine f(s; d) in the following manner: Thus, having identified all the terms needed to derive the average distance, D L , we substitute them into Eq. (5) to get
The average distance of a hypercube of size N , D H , is given by [5] RCC-FULL only for small network sizes. Finally, the average distance of the hypercube is better than that of the (N A ; 3)
RCC-FULL, especially for small network sizes. Thus, with the RCC-FULL, we have flexibility in tuning the average distance performance of the system by choosing the appropriate network level, L. This flexibility is not present in the hypercube network. Moreover, if we assume that the probability of local message traffic is higher than that of global message traffic [9] , then the average diameter of the RCC-FULL would tend to be more attractive than that of the hypercube since the RCC-FULL is strongly connected locally, as basic atoms are fully connected. The next variable needed to evaluate the message traffic density is the total number of links for each network. The number of links in a hypercube of size N , N L Hypercube , is given by
(10) Figure 4 compares the total number of links for an (N A ; L) RCC-FULL, where L = 0, 1, 2, and 3 to that for the hypercube as a function of the network sizes. The (N A ; 0) and (N A ; 1) RCC-FULLs have more links than the hypercube. The (N A ; 2) RCC-FULL has more links than the hypercube only for small network sizes. Finally, the (N A ; 3) RCC-FULL uses fewer links than the hypercube. We have to note that even though the total number of links gives a rough measure of the hardware cost of a network, it is not a complete measure. In Section 4 we will suggest that the hardware cost can be more accurately represented using packaging pin requirements analysis.
Having calculated the average distance and the number of links of the RCC-FULL and the hypercube, we can easily compute and compare their message traffic densities. The message traffic density of an (N A ; L) RCC-FULL of size N is given by
The message density of a hypercube of size N is given by Figure 5 depicts the variation of as a function of the network size N for both the RCC-FULL and the hypercube. The traffic density of an (N A ; 0) and (N A ; 1) RCC-FULL is better than that of the hypercube for all sizes of N . The traffic density of an (N A ; 2) RCC-FULL is better than that of the hypercube for large network sizes. Finally, the message traffic density of the hypercube is better than that of the (N A ; 3) RCC-FULL for all cases considered. Again, the RCC-FULL topology gives us more flexibility in choosing an appropriate message traffic density depending on the level of recursion, L. Moreover, the message traffic density of the RCC-FULL decreases as the size of the network increases for all levels of recursion, L. This property is desirable for constructing massively parallel computers.
Queuing Time Delay
The average distances of the RCC-FULL and the hypercube give us a measure of their performance under the assumption that there is no message contention. In order to take message contention into consideration, we use a simple model for queuing analysis which has been adopted by many researchers [5, 9, 10 ]. An RCC-FULL can be modeled as a communication network with the ith channel represented as an M/M/1 system with Poisson arrivals at a rate i and exponential service time of mean 1=c i . The variable is the average service rate and c i is the capacity of the ith channel. The assumptions made in [5, 9, 10] are repeated here for clarity:
1. Each node is equally likely to send a message to every other node in a fixed time period.
2. The routing is fixed.
3. The load is evenly distributed; i.e., i is the same for all i.
4. The capacity of each link has been optimally assigned. 5. The cost per capacity per link is unity.
Under the above conditions, the delay of the network is given by
C(1 0 D); (13) where
c i = total capacity of the network.
Thus, the above equation can be simplified, and the queuing delay is given by
For
are given by Eq. (7) and Eq. (9), respectively. Figure 6 illustrates the variation of the normalized queuing delay versus for the RCC-FULL and the hypercube. In this figure, a typical massively parallel network is assumed with size N = 64K processors. The queuing delay increases exponentially with increasing utilization and saturates at a particular load. As shown in the figure, the (N A ; 1) and the (N A ; 2) RCC-FULLs saturate for higher values of network utilization as compared to the hypercube. However, the (N A ; 3) RCC-FULL saturates for lower values of network utilization than the hypercube.
Thus, by analyzing the communication measures of the RCC-FULL and the hypercube, we can conclude that RCC-FULL appears to be superior to the hypercube when L 2.
Moreover, with the RCC-FULL, we have flexibility in tuning the performance of the system by choosing the appropriate network level, L.
Routing
One of the desirable characteristics of a large network of processors is the ability of the processors to route messages without total knowledge of all the details in the network [1, 30] . In this section, we propose three routing algorithms for the RCC-FULL which can be easily implemented at each processor, and which require only the source address and the destination address to perform the local routing of messages at any node in the network. An rows of PEs are fully interconnected together. Thus, in all the routing algorithms we describe below, the source node for the message is PE i 1 j 1 , and the destination node for the message is PE i 2 j 2 where i 1 , j 1 , i 2 , j 2 are binary numbers of (1/2)log (N ) bits each, where i 1 and i 2 indicate the row addresses and j 1 and j 2 indicate the column addresses. Further, we assume that each PE can simultaneously use all its links for sending and receiving messages. This is denoted in the literature as a multiaccepting PE. Step 2 is one routing step along a transpose link for all levels of the RCC-FULL. In general, for an (N A ; L) RCC-FULL, steps 1 and 3 are (N A ; L01) RCC-FULL routing. Via this recursion the routing algorithm is fully defined. This is similar to the MIAM routing in [13] . Algorithm 1 can have a congestion problem when there is a high transfer of data between two rows where all the messages have to use the same transpose link. This results in an O(N 1=2 ) worst case routing time. Further, since we are using multiaccepting PEs, we would not have any congestion problem in the basic atoms since they are fully connected. Thus, the only congestion problem that occurs in Algorithm 1 is in its second step, that is, while using the transpose links. ALGORITHM 2. The second routing algorithm has been identified to provide alternate paths to solve the congestion problem that could occur by using Algorithm 1. Algorithm 2 routes a message, m, from a source node to a destination node by performing the following steps: Both Algorithm 1 and Algorithm 2 have a worse case routing time of O(N 1=2 ). Thus, they fail to reach the optimal oblivious performance. Next we will demonstrate a significantly better routing performance with a combination of Algorithm 1 and Algorithm 2 which may no longer be considered oblivious.
Both routing algorithms, Algorithm 1 and Algorithm 2, complement each other; i.e., each algorithm could solve its congestion problem which results in the worst case routing time of O(N 1=2 ) if it has the chance to use the other algorithm for that specific situation. This leads us to propose a third routing algorithm, Algorithm 3, which has O(N 1=4 ) worse case routing time. It is a three-phase routing algorithm, where the first phase implements the routing using Algorithm 1, and the third phase implements the routing using Algorithm 2. An intermediate second phase is used to acknowledge receipt of a subset of all messages transmitted in the first phase. Before any permutation is routed, each message being routed is duplicated. Then we use Algorithm 1 to route one set of the messages. At the second step of Algorithm 1, where we have to perform a transpose operation which is the source of the congestion problem, some PEs would have a number of messages less than or equal to N 1=4 to transpose, and others would have a number of messages greater than N 1=4 to transpose. We allow these PEs to transmit at most N 1=4 messages, dropping all subsequent messages from the network. At the end of phase 1, some messages would have reached their destinations. Each PE receiving a message at the end of phase 1, would acknowledge that to the source PE. The acknowledgment is needed to prevent the source PEs, whose messages have successfully reached their final destination, from sending the duplicates in the final phase of Algorithm 3. Then, in the third phase, we use Algorithm 2 to route the second set of messages, which have not been acknowledged. Formally, Algorithm 3 is presented below. Given a message, m, and source PE i 1 j 1 and destination PE i 2 j 2 , Algorithm 3 performs the following steps: Further, the source PE, i 1 j 1 , would be acknowledged of its message delivery so that it will not be transmitted again in Phase 3 of Algorithm 3. The acknowledgment process of 
EMULATION OF THE PRAM ON RCC-FULL
Many parallel algorithms in the literature are designed to run on a PRAM. PRAMs are very convenient for expressing parallel algorithms since one may concentrate on decomposing the problem at hand into simultaneously executable tasks, without having to worry about the communication between these tasks. Further, it is quite easy to design parallel programming languages for such a model [11] . For this reason, the implementation of certain data movement operations that will enable realistic parallel architectures to emulate a PRAM has been considered by many researchers in order to take advantage of all the parallel algorithms that have been written for the PRAM and to enable them to write PRAM algorithms directly on their networks. These data movement operations are random access read (RAR) and random access write (RAW), also known as concurrent read and concurrent write, respectively [25, 26, 29] . They are used to allow a given parallel architecture to emulate the concurrent read and the concurrent write capabilities of a CRCW PRAM. These two data movement operations are implemented using well-defined routines. We will analyze the time complexity of each of these routines on the RCC-FULL to find the time complexity of RAR and RAW operations when performed on the RCC-FULL. These routines are sorting, compression, ranking, distribution, and generalization [26, 29] . In asymptotic analysis we assume that the RCC-FULL level, L, is fixed and the network size N grows large by increasing the atom size, N A .
Sorting on RCC-FULL
Now we will identify the time complexity of sorting on the RCC-FULL. Again, an RCC-FULL of size N can be thought of as a network containing N 1=2 rows of PEs and N 1=2 columns of PEs and the rows are fully interconnected together. The sorting algorithm is defined as follows: a collection of N elements are distributed in the RCC-FULL, one element per processor; then viewing the input as an N 1=2 2 N 1=2 array, the array is sorted into row-major order. The following sorting algorithm is based on the sorting algorithm given by Marberg and Gafini [22] , and works by alternately transforming the rows and columns of the RCC-FULL a constant number of times. The details of the sorting algorithm on the RCC-FULL, denoted RCC-FULL SORT, are given below:
ALGORITHM RCC-FULL SORT.
1. Sort all the columns downward. 2. Sort all the rows to the right. A step-by-step application of RCC-FULL SORT is shown in Fig. 9 .
Since rotation of elements within a row can be emulated by sorting along that row, all the steps of RCC-FULL SORT can be implemented by using sorting in a row or column in an RCC-FULL. For a (N A ; 1) RCC-FULL, each row is a fully connected network; thus sorting the rows of a (N A ; 1) RCC-FULL takes O(log(N )) time, since sorting N elements on a fully connected network of size N takes O(log(N )) time [4, 7] . Sorting on the columns of a (N A ; 1) RCC-FULL can be performed on the RCC-FULL rows after performing a network transposition, with one parallel exchange operation. One final transposition returns all data to their desired destinations. Hence, sorting the columns of a (N A ; 1) RCC-FULL takes O(log(N )) time, and the whole sorting algorithm can be performed on a (N A ; 1) RCC-FULL in O(log(N )) time. solving the recursion we get
Thus if L is held constant, the time complexity of RCC-FULL SORT is O(log(N )) when implemented on the RCC-FULL.
RAR and RAW Time Complexity
Here we develop the time complexity of compression, ranking, distribution, and generalization [26, 29] which when added to the time complexity of RCC-FULL SORT would give us the time complexity of RAR and RAW on the RCC-FULL. The compression, ranking, distribution, and generalization routines are all instances of the ascend class of algorithms [28] . An algorithm is said to be in the ascend class if it performs a sequence of operations on pairs of data that are successively 2 0 , 2 1 , . . ., 2 k01 locations apart on a problem of size 2 k [28] .
An algorithm of size N = 2 k which is in the ascend class can be performed on an RCC-FULL in the following manner:
1. Perform operations on pairs of data that are successively 2 0 , 2 1 , . . ., 2 k=201 locations apart.
2. Exchange all the data in the PEs which are directly connected through a transpose link.
3. Perform operations on pairs of data that are successively When L = 0, it takes log (N ) steps to perform the above algorithm on an RCC-FULL since all the PEs are directly connected together [28] . For a (N A ; 1) RCC-FULL steps 1 and 3 are algorithms of size 2 k=2 in the ascend class performed on a fully connected network of size 2 k=2 . In the general case, to perform the above algorithm on a (N A ; L) RCC-FULL, steps 1 and 3 would be the execution of an algorithm of size where AS(0) = log (N ). Solving this recursion we get
Thus if L is held constant, the time complexity of an algorithm in the ascend class is O(log (N )) when implemented on an RCC-FULL.
Now, we present a brief introduction of the following subalgorithms which are used in the implementation of RAR and RAW:
Ranking
When some PEs are selected in a network, the rank of a PE is equal to the number of selected PEs with a smaller index. The number of communication steps needed by this algorithm is equal to the number of communication steps needed by an ascend algorithm which is equal to log (N ) for an RCC-FULL. The number of computation steps is 2 log (N ) on the RCC-FULL.
Compression
When the number of active PEs in a network is s, a proper subset of all the PEs in the network applying the compression algorithm on these active elements will move these active elements to the PEs indexed 0, 1, 2, . . ., s 0 1. The number of communication steps needed by this algorithm is exactly equal to the number of communication steps needed by the ascend algorithm. It has no computation steps. Thus, when implemented on an RCC-FULL, it needs log (N ) communication steps.
Distribution
Assume that some PEs m of a network each have a datum d m and a PE destination h m such that if i < j then h i < h j . Executing the distribution algorithm on the network consists of routing, for each PE m, the datum d m to the PE h m .
The distribution algorithm is the inverse of the compression algorithm and requires the same number of communication steps.
Generalization
Given a set of PEs m of a network each has a datum d m and a PE destination h m such that if i < j then h i < h j . The generalization algorithm consists of routing multiple copies of the datum d m to the destination h m01 + 1 through h m . The number of communication steps is equal to that needed by the ascend algorithm which is log (N ) steps for the RCC-FULL. The number of computation steps needed is 3 log (N ).
Hence, compression, ranking, distribution, and generalization can each be executed on the RCC-FULL in O(log(N)) time. A RAR is performed by executing the sorting subalgorithm twice, the ranking subalgorithm once, the compression subalgorithm twice, the distribution subalgorithm once, and the generalization subalgorithm once [26, 29] . Thus, to perform a RAR operation, an RCC-FULL requires O(log (N )) time. A RAW operation is performed by executing the sorting subalgorithm once, the ranking subalgorithm once, the compression subalgorithm once, and the distribution subalgorithm once [26, 29] . Thus, to perform a RAW operation, an RCC-FULL requires O(log (N )). Hence, an RCC-FULL of size N can emulate a CRCW PRAM of the same size with at most O(log (N )) degradation in time performance when L is held constant. This also means that O(log(N)) is an upper bound on the time needed for the RCC-FULL to emulate arbitrary interconnection networks of the same size. Thus, in some sense the RCC-FULL can be considered to be a universal network [19] .
HARDWARE COST
In this section we investigate the amount of hardware needed by the RCC-FULL under certain packaging constraints for different network sizes. Then we compare this hardware complexity to that for the binary hypercube in order to assess the potential of the RCC-FULL as a practical parallel machine. Many parallel machines have been constructed using hypercube interconnections and are commercially available [31] . One useful measure of hardware cost is the area required when the entire parallel computer is laid out on a single sheet of silicon. This measure has been well-studied, and the very-large-scale integration (VLSI) area requirements of many interconnection networks are also known. However, actual parallel machines, especially for large network sizes, are typically laid out on a number of separate chips, each of which has a limited number of pins through which connections can be made to other chips. In most cases the number of pins available per chip is a more serious limitation than the amount of area available per chip. This is particularly true for networks that have a relatively large number of links per processor such as the hypercube and the RCC-FULL unlike systolic arrays or networks with very small degrees such as the binary tree and the 2D mesh [8, 12, 17, 23] . As a result, the pin requirements of a highly connected parallel computer are a very important measure of its hardware cost. This has motivated the analysis presented in this paper regarding the pin requirements of the RCC-FULL as compared to that of the hypercube.
A package is the entity that houses the implementation of a computer system. It comes with a variety of forms such as the integrated circuit chip, a printed circuit board that houses many of these chips, and a chassis that houses multiple circuit boards. These packages have a hierarchical relationship; the low-level packages are housed by a higher level package. All levels of packages, however, share a common characteristic. Each package contains PEs and communication links. Some of these communication links connect PEs within the packages, and others connect PEs in different packages. The latter communication links constitute the pin requirements of the package. As argued before, in our analysis of the hardware cost of the RCC-FULL and the hypercube, we will concentrate on the pin requirements of the packages that are needed to build them. In other words, the VLSI area requirements of the packages are assumed to be less severe than their pin requirements.
Let N be the number of network processors, and MCB be the number of chips to which the network is partitioned. The goal is to find the minimum number of pins per chip, MIOC, over all partitions. Hence, MCB should be greater than or equal to 2 to avoid the trivial solution of having all processors contained in the same chip, and therefore, MIOC = 0. For a hypercube network, we assume that it is partitioned into smaller dimensional hypercubes with MPC processors each, that is, MPC = N=MCB. Each processor will then be connected to O(log (N ) 0log (N=M CB)) = O(log(MCB)) processors in different chips. Thus, the total number of pins per chip is: MIOC = O(N=MCB(log (M CB))). This result has been discovered by several researchers [8, 23] . The same analysis carried on the chip package level can be carried on the next higher level, the printed circuit board level package. In this case, we partition the hypercube into smaller dimensional hypercubes of size MPB processors each, and we let MBC denote the number of partitions (e.g., boards). Then, each board will have N=MBC processors. Each processor will be connected to O((log (N ) 0 log (N=M BC))) = O(log(MBC)) processors in different boards. Thus, the total number of I/O ports per board is MIOB = O(N=MBC(log (M BC))). However, we have to note that the number of processors per board, MPB, is directly dependent on the number of processors per chip, MPC.
Hence, if for a specific network, the number of processors per chip is small because of the pin limitations, then that will directly affect the number of processors per board. Therefore, that would increase the number of boards needed to build the network, which in turn would increase its hardware cost. Further, since a board will contain a hypercube of smaller dimension where the processors would be connected to other processors in other boards, the pin limitations at the board level packaging would be even more severe than that at the chip level packaging. Thus, if the partitioning of two given networks, N 1 and N 2 , at the chip level and the circuit board level is made under the same assumptions (e.g., smaller dimensional hypercube), then if N 1 has more pin requirements at the chip level than N 2 , N 1 will definitely have more pin requirements at the board level than N 2 . Consequently, just analyzing the pin requirements of two networks at the chip level would give us a clear indication of their hardware cost. For this reason, we will compare the pin requirements of the hypercube and the RCC-FULL at the chip level only. Now, let us determine the pin requirements of an RCC-FULL of size N under the chip level packaging. We carry our analysis under the following two situations: Case 1. When the number of RCC-FULL partitions (chips), M CB, is less than or equal to N 1=2 . In this case, we assume that the partitioning is being performed horizontally as shown in In this case only transpose links would be needed to connect processors in different chips. Thus, the total number of pins needed would be exactly equivalent to partitioning a fully connected network, F CN , of size N 1=2 since we have Thus, when M C B is less than or equal to N 1=2 , the pin requirement of the RCC-FULL is asymptotically less than that of the hypercube for the same network sizes. Moreover, the pin requirement of the RCC-FULL, in this case, is independent of the level of recursion, L; they are all equal. Figure 11 compares the pin requirements at the chip level, M I OC , of a hypercube network and an RCC-FULL as a function of the number of processors, N , and the number of chips, M C B. As depicted in the figure, the chip pin requirement of a hypercube is higher than that of an RCC-FULL. Thus, the hardware cost of a hypercube would be higher than that of an RCC-FULL of the same size. Moreover, since the number of pins per chip cannot be arbitrarily high (e.g., 1000), many of the hypercube chip requirements are technologically infeasible (e.g., when N is high and M C B is low).
Case 2.
We assume that the number of partitions (chips) of an RCC-FULL is M C B = I 2 N 1=2 , where I is an integer greater or equal to 2. That is, each (N A ; L 0 1) RCC-FULL is partitioned over exactly I chips. An example of this partitioning is illustrated in Fig. 12 .
Thus in this case the number of pins per chips, M I OC , would correspond to transpose links and to internal links of an RCC-FULL (e.g., each processor except one has a single transpose link). Moreover, the total number of pins that correspond to transpose links is independent of the level of recursion, L, of an RCC-FULL.
For the number of pins that correspond to internal links, we have two cases: Thus, when the number of chips used in the partitioning of the network is greater than N 1=2 , the pin requirement at the chip level for a (N A ; 1) RCC-FULL is asymptotically equivalent to that of a hypercube of the same size. On the other hand, when the level of recursion of the RCC-FULL, L, is greater than 1, the pin requirement at the chip level of the RCC-FULL is asymptotically less than those of a hypercube of the same size. Figure 13 compares the pin requirements at the chip level, M I OC , of a hypercube network and an RCC-FULL as a function of the number of processors, N , and the number of chips.
CONCLUSION
We have presented a new interconnection network, RCC-FULL, for the construction of large scale parallel supercomputing systems. Its systematic construction and some of its key communication properties have been shown and compared favorably to those of the hypercube. Further, the RCC-FULL has more flexibility in choosing the desired performance level through its level of recursion, L, unlike the hypercube. Three efficient routing algorithms have been derived for the RCC-FULL which need only local information to route messages between any two nodes in the network. A sorting algorithm is shown for RCC-FULL which has O(log (N )) complexity and the RCC-FULL has been shown to emulate deterministically the CRCW PRAM model with only O(log (N )) degradation in time performance. The hardware cost of the RCC-FULL as a function of its pin limitations has been estimated and compared to that of the hypercube and most instances of RCC-FULL have substantially lower cost. RCC-FULL appears to offer particularly good potential as an interconnection network for systems which emulate the PRAM models and which can be considered as universal networks for their ability to emulate any other interconnection network of the same size with small degradation in time performance.
